




Super Computing and Distributed Systems Camp
Catay, Santander, Colombia
August 15-22, 2010

Overview: Multicore Architectures

Gilberto Díaz
gilberto@ula.ve

Universidad de Los Andes



UNIVERSIDAD
DE LOS ANDES
VENEZUELA



iSGTW
INTERNATIONAL
SCIENCE GRID
THIS WEEK






Super Computing and Distributed Systems Camp
Catay, Santander, Colombia
August 15-22, 2010

Technological Advances in Processors

Gilberto Díaz
gilberto@ula.ve

Universidad de Los Andes




UNIVERSIDAD
DE LOS ANDES
VENEZUELA



iSGTW
INTERNATIONAL
SCIENCE GRID
THIS WEEK



In the early days of computing the CPU generally ran slower than its memory.




In 70s, the performance lines crossed because developers start to add some advance features to processors in order to get higher performance.


But, CPUs, increasingly starved for data.

Next, some of those features are described.


More than one arithmetic logic unit
(super scalar)



Vectorial Processing



Pipelining




Pipelining

Pentium 4 20 stages

Pentium D 31 stages

Technological advances in Processors


- Prefetching instructions and data



- Instructions execution in advance

```
if ( a == b ){  
    Instruction A;  
    Instruction B;  
}  
  
else{  
    Instruction C;  
    Instruction D;  
}
```

Technological advances in Processors



Source: "Parallel Computer Architecture" Culler

In the 80s and 90s developers start to add mechanisms to feed processors with instructions and data in a faster way.

Source: “Parallel Computer Architecture” Culler



Super Computing and Distributed Systems Camp
Catay, Santander, Colombia
August 15-22, 2010

Multicore Processors

Gilberto Díaz
gilberto@ula.ve

Universidad de Los Andes



UNIVERSIDAD
DE LOS ANDES
VENEZUELA



iSGTW
INTERNATIONAL
SCIENCE GRID
THIS WEEK



Chip-making technologies reached the physical limits of the technology.

Therefore, another way to improving a computer's performance is to add extra processors, as in **symmetric multiprocessing** designs, which have been popular in servers and workstations since the early 1990s.

At the beginning, multiprocessor machines were developed. They were conformed by several processors sharing the same memory space.

Every processor was built in a separate silicon chip.

In computing, symmetric multiprocessing or SMP involves a multiprocessor computer hardware architecture where two or more identical processors are connected to a single shared main memory and are controlled by a single OS instance.

Processors were originally developed with only one **core**. The core is the part of the processor that actually performs the reading and executing of the instruction.

A **multi-core** processor is a processing system composed of two or more independent cores. One can describe it as an integrated circuit to which two or more individual processors (called cores in this sense) have been attached.

In 2005, the first personal computer dual-core processors were announced and as of 2009 dual-core and quad-core processors are widely used in servers, workstations and PCs.




Super Computing and Distributed Systems Camp
Catay, Santander, Colombia
August 15-22, 2010

Memory Paradigms

Gilberto Díaz
gilberto@ula.ve

Universidad de Los Andes



UNIVERSIDAD
DE LOS ANDES
VENEZUELA



iSGTW
INTERNATIONAL
SCIENCE GRID
THIS WEEK




According to memory management, parallel systems are classified in 3 categories:

- Shared Memory
- Distributed Memory
- Distributed Shared Memory


Shared Memory

Processes can access the same physical memory location. They can run in the same processor. (shared time technique).




Shared Time

Multi task Operating Systems utilize a technique named shared time to execute processes.




Shared Time

Operating system dispatch the first process of the ready processes queue.




Shared Time

Process begins its execution




Running




Shared Time

O.S. assigns a fixed time (*quantum*) to each process to run.




Shared Time

Process runs until it finish.




Shared Time

Or until *quantum* expires. In this case the process comes back to the queue.



Shared Memory

Processes can be executed in different processors in the same computer.




Shared memory

We have to take care of data consistency.

To do that we need to use semaphores, mutex, barriers, etc.


Distributed Memory

In this category each processor has its own memory.




Distributed Memory

Computers request data as needed. The information is transferred from one computer to the other using messages.




Distributed Shared Memory

A software layer is used to simulate a virtual shared memory space. Each node provides a portion of its own memory.



Distributed Shared Memory

In general, this software layer is implemented as routines libraries: LINDA, munin, etc.



Red




Super Computing and Distributed Systems Camp
Catay, Santander, Colombia
August 15-22, 2010

Shared Memory Basics

Gilberto Díaz
gilberto@ula.ve

Universidad de Los Andes




Shared Memory Paradigm

In the Shared Memory paradigm there are different categories:

- Uniform Memory Access (**UMA**)
- Non Uniform Memory Access (**NUMA**)
- Cache Coherent Non-Uniform Memory Access (**ccNUMA**)
- Cache Only Memory Access (**COMA**)


Uniform Memory Access (UMA)

All processors have direct access to a common block of memory.



Uniform Memory Access (UMA)

All locations in memory are equidistant in terms of access time.



There are some caveats:


- Bus could be a bottle neck.
- More than one processor could need the data placed in the same memory location.

Memoria Shared Memory Paradigm

- One of the mechanisms added by developers to keep busy the processors was faster memory placed near of them (**cache memory**)

Non Uniform Memory Access (NUMA)

Each processor has its own local memory




Shared Memory Paradigm

- Some memory regions are located in different buses, therefore, terms like **local memory** and **remote memory** are used.

Shared Memory Paradigm

- Una vez más, más de un proceso puede necesitar el mismo dato y para gestionar esto una máquina NUMA incluye hardware especializado que mueve la información desde una memoria cache a otra.




- Sin embargo, esta operación puede afectar seriamente el rendimiento de una aplicación.
- Por esto, el incremento en la aceleración de la ejecución de un proceso, debido al uso de NUMA, depende en gran medida de la naturaleza de la aplicación.

- Controlar la ubicación de los procesos o hebras a priori puede mejorar el rendimiento de la ejecución.
- Para esto el usuario debe aprovechar su conocimiento de la arquitectura de la máquina para hacer una asignación adecuada.


Cache Coherence NUMA (ccNUMA)

En los casos en que más de un proceso utilice un mismo dato, se debe mantener la consistencia entre las múltiples copias.



Cache Coherence NUMA (ccNUMA)

Cuando uno de los procesadores cambia una copia, se debe invalidar el resto.






Super Computing and Distributed Systems Camp
Catay, Santander, Colombia
August 15-22, 2010

Current Multicore Platforms

Gilberto Díaz
gilberto@ula.ve

Universidad de Los Andes





UNIVERSIDAD
DE LOS ANDES
VENEZUELA



iSGTW
INTERNATIONAL
SCIENCE GRID
THIS WEEK









top500

First place in Top500 is based on

AMD x86_64 Opteron Six Core

AMD x86_64 Opteron 12 Core:5

AMD x86_64 Opteron Dual Core:6

AMD x86_64 Opteron Quad Core:31

AMD x86_64 Opteron Six Core:7

Intel EM64T Xeon 32xx (Kentsfield):1

Intel EM64T Xeon 51xx (Woodcrest):10

Intel EM64T Xeon 52xx (Wolfdale):1

Intel EM64T Xeon 53xx (Clovertown):14

Intel EM64T Xeon 73xx (Tigerton):1

Intel EM64T Xeon 75xx (Nehalem-EX):2
Intel EM64T Xeon E54xx (Harpertown):122
Intel EM64T Xeon E55xx (Nehalem-EP):77
Intel EM64T Xeon EM64T:1
Intel EM64T Xeon L54xx (Harpertown):47
Intel EM64T Xeon L55xx (Nehalem-EP):11
Intel EM64T Xeon L56xx (Westmere-EP):1
Intel EM64T Xeon X54xx (Harpertown):11
Intel EM64T Xeon X55xx (Nehalem-EP):96
Intel EM64T Xeon X56xx (Westmere-EP):6

Intel IA-64 Itanium 2 Dual Core:1

Intel IA-64 Itanium2 Montecito Dual Core:4

NEC:2

POWER5:1

POWER5+:1

POWER6:18

PowerPC 440:5

PowerPC 450:10


PowerPC 970:1

PowerXCell 8i:6

SPARC64 VII:2

AMD Opteron Processors 6000 Series


- Up to 8/12 cores 2.3 GHz.
- 45nm CMOS technology.
- 128 KB L1 cache.
- 512 KB L2 cache.
- 12 MB shared L3 cache.



- Integrated Memory Controller 1800 MHz.
- Quad 16-bit HyperTransport™ 3 technology (HT3) links, up to 6.4 GT/s per link.
- AMD SR56x0 chipset with I/O Virtualization and PCIe® 2.0. Supports I/O level virtualization which provides direct control of devices by a VM
- Quad-Channel U/RDDR3 & LV U/RDDR3.

Intel Xeon Processor X7560

- 8 cores 2.6 GHz
- 32nm technology
- 32KB L1 cache
- 256 KB L2 cache
- 24MB L3 cache



- Intel Hyper-Threading Technology (16 threads)
- Intel Quick Path Interconnection 6.4 GT/s
- Intel Virtualization Technology (VT-x).